Abstract: This paper proposes a design of a low-power operational amplifier (op-amp) for pipeline analog-to-digital converter (ADC) applications using a 0.13-µ m CMOS process. The folded-cascode topology with NMOS input types is employed for the op-amp design due to a larger output gain compared to PMOS input types. Furthermore, the op-amp is designed with a double detection structure of a common-mode feedback circuit to provide stable feedback voltage. The simulation results show that the proposed op-amp achieved a gain of 64.5 dB and a unity gain bandwidth of 695.1 MHz with a low power consumption of 0.14 mW. In addition, by applying ± 1.2 V of input voltage, the output voltage generated by the proposed op-amp design remains at 1.2 V with a constant feedback voltage of 1.3 V. Moreover, the proposed circuit was implemented and simulated successfully in a 1.5-bit per stage pipeline ADC.
Introduction
A pipeline is an important part of an analog-to-digital converter (ADC), and it plays an essential role in applications that require interface between analogs and digital domains. The pipeline architecture covers numerous signals that process applications used in communication, instrumentation, and imaging systems because the architecture is classified as high-speed and high-accuracy [1] . This architecture is designed for power-efficient high-speed conversion of wide bandwidth input signals in the range of 10 to 100 mega samples per second with medium to high resolution bits of around 8-to 14-bits resolution [2] . As discussed in [3] , a pipeline ADC is an open-loop architecture with a small inherent latency of between 4 and 6 clock cycles and has a direct relationship with the input signal and the output code. Figure 1 illustrates the architecture of a pipeline ADC, which consists of individual stages such as a low-resolution ADC, digital-to-analog converter (DAC), sample and hold circuit, and amplifier circuit that successively alters the analog signal into the digital signal by converting the data in a pipe-lined manner [1] .
An operational amplifier (op-amp) is a core element and the most important integral part of the pipeline architecture. The op-amp has high input and low output impedance that are both used with a single-loop and negative feedback in order to achieve precision signal processing. Generally, the op-amp is divided into several types of topologies such as a telescopic op-amp, folded-cascode op-amp, 2-stage op-amp, and a gain-boosted opamp, as shown in Figure 2 [4] . In brief, a telescopic op-amp is a simple topology compared to other topologies. Traditionally, the telescopic topology, shown in Figure 2a , is constructed from only one type of transistor in the signal path, which is an NMOS type. This topology provides faster performance with high gain and, in addition, shows lower power consumption and lower noise. However, it requires a higher supply voltage in order to control and to ensure that the input and output of the common mode remain at the same level (an equal value of input and output). Meanwhile, for the folded-cascode topology, shown in Figure 2b , the structure is naturally modified from the telescopic op-amp. Based on the rule of this topology, the folded cascode can be constructed by 2 types of transistor in the signal path, either an NMOS or a PMOS type. This signal path will produce a different op-amp circuit performance. The folded-cascode op-amp commonly produces a higher gain, yet it shows higher power consumption and also higher noise output compared to the telescopic op-amp. However, the folded-cascode op-amp easily controls the input and output of common mode, and it can operate at a low-power voltage supply. Figure 2c shows the topology of a 2-stage op-amp that yields more gain and swing. Essentially, the first stage contains a differential input, which converts the input voltage to current and provides a high gain. The second stage is configured with a simple common-source stage, which converts the current to the voltage output and provides high swing. As for the gain-boosted op-amp, shown in Figure 2d , it is typically utilized to maximize the output impedances as well as to attain high gain [4] . This topology is usually employed in order to reduce problems with stacking among the transistors. However, it has high power consumption and noise and also requires a high voltage supply in order to conduct the op-amp circuit.
Circuit implementation

Design specifications
Based on the requirement of a high-speed and high-accuracy pipeline ADC, the op-amp becomes a primary and delicate design. The specifications of the op-amp for 10-to 12-bit ADC applications are designated in Table 1 .
The proposed circuit design
Based on the design specifications listed in Table 1 , a suitable op-amp topology is taken into consideration in order to meet all requirements of the design specifications. As mentioned in [4] , a comparable performance of op-amp topologies that represents the folded-cascode topology produces high gain and high speed even though the topology can be operated at a low-voltage supply. Besides this, the topology has also been used to obtain high DC and fast settling with high unity and high gain apart from low power consumption [5] [6] [7] . In addition, a common-mode feedback circuit is vital in this op-amp design to stabilize the output that is generated by the op-amp circuit as well as to ensure proper operation of a fully differential op-amp, as discussed in [8] [9] [10] . 
Folded-cascode op-amp
The folded-cascode topology with NMOS input types is a better alternative as a main op-amp design due to the limitation of op-amp specifications because the input types used produce a larger output gain than PMOS input types. Figures 3a and 3b illustrate the folded-cascode op-amp with NMOS topology. The details of this op-amp design are discussed in the following section. Referring to Figure 3b , the proposed folded cascode is constructed by considering the half circuit. The essential property of a small-signal analysis, the gain (A v ), is obtained as:
where G m ≈ g m1 and g m1 is a transconductance of the input transistor of M1. 
where GBW is a gain bandwidth product of the op-amp.
When g m is obtained, the current I D across the op-amp can be calculated as:
where V GS is gate-source voltage and V th is threshold voltage.
Therefore, the sizing of transistors can be calculated by using Eq. (5) for the NMOS transistor and Eq.
(6) for the PMOS transistor:
where µ n is the n-type channel mobility, µ p is the p-type channel mobility, and C ox is the capacitance per gate unit area. Table 2 summarizes the transistor ratio result obtained with the 'first-cut' method. It should be noted that the minimum length of the thickness oxide transistor is 0.13 µ m, and to minimize the channel length modulation, the length of the transistor is set to 3 times the minimum channel length. 
Biasing circuit
A biasing circuit is an important block because of its function in biasing proper voltage in the op-amp structure.
As can be seen in Figure 3a , the voltage biases in the folded-cascode architecture are V bias1 , V bias2 , and V bias3 , which are generated from the biasing circuit designed from the wide-swing current mirror, as shown in Figure 5a shows a conventional differential difference amplifier (DDA) structure. The transistors of M1 (a) and M1 (b) are modified to be a double detection of V f eedback voltage node [11] . A common-mode feedback circuit with a modification of a conventional DDA structure, illustrated in Figure 5b , was utilized in this op-amp design. Therefore, the double detection structure provides stable feedback voltage of 1.3 V with 1.2 V input voltage. Moreover, the CMFB structure can also stabilize the 1.2 V output voltage, which is generated by this op-amp circuit. The sizing of each transistor of the CMFB circuit is shown in Table 4 . The completed circuit consisting of biasing and common-mode feedback of the proposed fully differential folded-cascode op-amp is shown in Figure 6 . This circuit will later be run through a 1.5-bit per stage pipeline ADC for performance verification. Figure 7 shows the integration of a 1.5-bit per stage pipeline ADC with 3 main circuit blocks. These are the comparator (block A), logic switch (block B), and a residue amplifier (block C). The proposed circuit of the 
Common-mode feedback circuit
Integration of folded-cascode op-amp with the CMFB circuit in 1.5-bit per stage ADC
Results and discussion
The performance of the proposed circuit design was simulated using a Cadence Virtuoso Spectre Simulator. The process technology is a CMOS 0.13-µ m process, and it was powered at 1.8 V voltage supply. The performance of the folded-cascode op-amp is demonstrated based on AC and transient response. From the AC analysis, shown in Figure 9a , the DC gain of the folded cascode of 64.5 dB is obtained with 695.1 MHz unity gain bandwidth (UGB) along 52.5 kHz of cut-off frequency. Meanwhile, the phase margin, as plotted in Figure 9b , is achieved at 68.4
• with a 1-pF load capacitor.
Since the parameters of DC gain, UGB, and phase margin become critical in this design, corner analysis was simulated as shown in Figure 10 for 3 potential corners: typical-typical (TT), fast-fast, (FF) and slow-slow (SS). As seen in Figure 10a , DC gain indicates a 4% (SS) and 7% (FF) change from the TT value while the UGB shows different changes between the FF and SS corners from the TT value, which is at 42.7% (SS) and 0.7% (FF), respectively. Therefore, the SS corner of the UGB can be considered as a worst-case scenario for this design. Meanwhile, for the phase margin, depicted in Figure 10b , the value of the FF and SS corners slightly changes from the TT value, which is at 4% (SS) and 1.6% (FF), respectively. As depicted in Figure 11 , the simulated transient analysis result shows that a slew rate of 22.6 V/µ s with a settling time of 72.4 ns is obtained. Figure 12 shows the result of the common mode rejection ratio (CMRR). The CMRR is an important parameter to determine the tendency of the op-amp to reject or cancel out the input-common signals to both inputs. As can be seen, the simulation result indicated that a CMRR of 41.48 dB was achieved.
The main characteristics of the proposed folded-cascode op-amp design are summarized in Table 5 . According to the results, the obtained DC gain is a medium gain, which is close to 70 dB. However, the DC gain has little effect on the desired op-amp design because the UGB and the phase margin are still in the range of op-amp design specifications. The implementation results of the folded-cascode op-amp with the CMFB circuit are demonstrated by comparing the simulation results with the process information in Table 6 . Figure 14 and are then compared in the same figure to the ideal case. From the transfer function, the switch value between the positive and negative value is generated at an input difference of +0.3 V and − 0.3 V. The data of output voltage are only sampled at increment or decrement values of ± 0.1 V at both inputs of Vin+ and Vin-. However, in order to perform the value transition at ± 0.3 V, the value sampling should be small enough to be close to ±0.3 V (e.g., ± 0.32 V and ±0.28 V). Therefore, this integration is applied in order to ensure that the folded cascode and the CMFB circuit can provide a comprehensive design for high speed and high gain of the pipeline ADC. Table 7 summarizes the performance comparison of the op-amp circuit with previously published work on pipeline ADC applications. According to [12] , an op-amp circuit with a folded-regulated cascode topology obtains 90.39 dB of DC gain along 700.7 MHz UGB and was utilized in a 10-bit pipeline ADC. However, higher gain is not required for a 10-bit pipeline ADC; thus, the op-amp circuit shows higher power consumption at 3.24 mW. In [15] , an op-amp circuit was utilized in a 14-bit ADC application with folded-cascode topology. The op-amp circuit achieved 92.0 dB of DC gain with 1600.0 MHz of UGB, but the op-amp circuit shows higher power consumption compared to [12] , which noted 7.8 mW with a voltage supply of 1.8 V. The gain bandwidth results mentioned in [12] [13] [14] [15] [16] are higher than those of the proposed work due to the higher gain and because the researcher's design targeted higher resolution (bits). As observed in this work, the proposed op-amp circuit demonstrates the lowest power consumption compared to previous works with comparable parameters. In addition, the proposed op-amp circuit was implemented in a 10-bit pipeline ADC. 
Conclusion
This work describes the design of an op-amp circuit using a folded-cascode topology with NMOS input types for pipeline ADC applications. The proposed op-amp with a designed common-mode feedback is implemented in 0.13-µ m CMOS technology. The simulated results show that the op-amp achieves 64.5 dB of gain, 695.1 MHz of UGB, and a phase margin of 68.4
• at the 1-pF load capacitor. In addition, the op-amp also provides a 22.6 µ s/V slew rate with a settling time of 72.4 ns and also shows less power consumption at 0.14 mW at a voltage supply of 1.8 V. A common-mode feedback circuit with a double-detection structure is able to fix the output voltage generated by the op-amp at 1.2 V for a constant feedback voltage of 1.3 V. Therefore, the proposed folded-cascode op-amp with CMFB can be used in pipeline ADC applications.
